Skip to main content

Joonyeol Lee

Sungkyunkwan University · Engineering

About the Lab

Professor Joonyeol Lee's research lab specializes in high-speed integrated circuit design, with a focus on advanced signaling techniques and clock and data recovery (CDR) architectures for next-generation memory and communication systems. The lab develops energy-efficient, high-bandwidth transceivers and adaptive CDR solutions that enable robust data transmission at multi-gigabit data rates. Key research directions include ground-referenced signaling (GRS), feed-forward equalization, dynamic frequency and voltage scaling, and jitter tolerance optimization in advanced CMOS processes. The lab emphasizes practical, area- and power-efficient implementations for real-world applications in high-speed interfaces and memory subsystems.

high-speed I/Oclock and data recoveryground-referenced signalingfeed-forward equalizationlow-power CMOS

Research Overview

Papers
3
Total Citations
20
Papers (5y)
3
Primary Field
Engineering

Research Output Trend

Figures are computed from collected data and may differ slightly.

Publications per year (5y)
3total
2020
2022
Citations per year (5y)
20total
20202022

Selected Papers

3
1
Article|14 citations·2020
A 6.4–11 Gb/s Wide-Range Referenceless Single-Loop CDR With Adaptive JTOL
H.R. Kim, Jun-Yeol Lee, Jeongsu Lee, Dongseok Kang, Jung‐Hoon Chun
SJR Q1IEEE Solid-State Circuits Letters

A referenceless single-loop clock and data recovery (CDR) with a 6.4-11-Gb/s capture range is presented. A dynamic bandwidth control (DBWC) technique for reducing the frequency-acquisition time and adaptive loop gain control (ALGC) for optimizing the jitter tolerance are described in detail. In addition, a cycle-slip detector (CSDET) with a consecutive-edge selector (CES) is proposed to improve the accuracy of the frequency detection. Fabricated in a 28-nm CMOS process, the proposed CDR has a fr

Electrical and Electronic EngineeringEngineering
2
Article|5 citations·2020
A Dual-Mode Ground-Referenced Signaling Transceiver with a 3-Tap Feed-Forward Equalizer for Memory Interfaces
Jun-Yeol Lee, Hye‐Ran Kim, Sanghyeon Park, Jung‐Hoon Chun

This paper describes a ground-referenced signaling (GRS) transceiver with a 3-tap feed-forward equalizer and low frequency mode. In the prototype transceiver, four DQ data lanes share one DQS clock-forwarding lane. To accommodate dynamic voltage and frequency scaling, the proposed transmitter operates in two modes depending on the frequency. The feed-forward equalizer's tap coefficients can be tuned by the pre-charged voltage levels and the number of activated segments. Fabricated in a 28-nm CMO

Electrical and Electronic EngineeringEngineering
3
Article|1 citations·2022
Riparian Vegetation Monitoring and Health Assessment by Pilot Opening of Nakdonggang River Estuary<sup>1a</sup>
Dept. of Nakdonggang River Basin Management, K-water, 167, Dongdeok-ro, Jung-gu, Daegu, Korea (hgchoi@kwater.or.kr), Hyun-Gu Choi, Hwa‐Young Kim, Jun-Yeol Lee, Byeong-Yong Sohn, Ji‐Young Lee
Korean Journal of Environment and Ecology
Plant ScienceAgricultural and Biological Sciences

Research Areas

Electrical and Electronic EngineeringPlant Science

Dive deeper into Joonyeol Lee's research on Nubint

Open this lab's papers in the app to read with AI, summarize, and cite in your writing.