Skip to main content
QUICK REVIEW

[论文解读] Restoring Sparsity in Potts Machines via Mean-Field Constraints

Kevin Callahan-Coray, K. Lee|arXiv (Cornell University)|Feb 4, 2026
Error Correcting Code Techniques被引用 0
一句话总结

论文引入 p-dits 以吸收局部 Potts 约束,并提出 mean-field constraint (MFC) 方法,用以用动态偏置替代全局密集耦合,从而实现稀疏硬件实现和 FPGA 加速的受约束优化。

ABSTRACT

Ising machines and related probabilistic hardware have emerged as promising platforms for NP-hard optimization and sampling. However, many practical problems involve constraints that induce dense or all-to-all couplings, undermining scalability and hardware efficiency. We address this constraint-induced density through two complementary approaches. First, we introduce a hardware-aware native formulation for multi-state probabilistic digits (p-dits) that avoids the locally dense intra-variable couplings required by binary Ising encodings. We validate p-dit dynamics by reproducing known critical behavior of the 2D Potts model. Second, we propose mean-field constraints (MFC), a hybrid scheme that replaces dense pairwise constraint couplings with dynamically updated single-node biases. Applied to balanced graph partitioning, MFC achieves solution quality comparable to exact all-to-all constraint formulations while dramatically reducing graph density. Finally, we demonstrate the practical impact of restored sparsity by an FPGA implementation, enabling orders-of-magnitude acceleration over CPU-based solvers. Together, these results outline a pathway for scaling constrained optimization on probabilistic hardware.

研究动机与目标

  • 将约束引起的密度作为标定 Ising/Potts 机器规模化的障碍进行动机阐述。
  • 提出硬件高效的本地 p-dit 编码以吸收局部约束。
  • 引入 mean-field 约束,用动态更新的全局偏置替代密集的全局耦合。
  • 展示在受约束优化(平衡图划分)中的性能,质量相近且密度降低。
  • 在 CPU 与 FPGA 实现中验证性能,显示硬件加速。

提出的方法

  • 开发基于局部能量差和邻居状态跃迁的多态 p-dit 更新规则,以维持玻尔兹曼平衡。
  • 将互斥配置嵌入单一的 p-dit 状态中,避免不可行状态并消除变量内的惩罚耦合。
  • 将 mean-field 约束(MFC)表述为动态更新的全局偏置,以取代密集的约束耦合。
  • 实现混合概率-经典框架,其中经典控制器在每次 Monte Carlo sweep 更新慢速的 mean-field 偏置。
  • 用低通滤波反馈来稳定 MFC 动力学,防止振荡。
  • 将应用于平衡图划分,并与严格受约束的形式进行比较,同时降低图密度。
  • 演示 FPGA 实现,在使用 MFC 时近线性扩展并获得对 CPU 的大规模加速。
Figure 1: Overview of the hybrid probabilistic-classical framework. (a) p-dit state space: A p-dit occupies one of $Q$ discrete states arranged on a ring and proposes transitions only to neighboring states. (b) Update rule: The p-dit computes the local energy of its current state ( $E_{i}$ ) and a c
Figure 1: Overview of the hybrid probabilistic-classical framework. (a) p-dit state space: A p-dit occupies one of $Q$ discrete states arranged on a ring and proposes transitions only to neighboring states. (b) Update rule: The p-dit computes the local energy of its current state ( $E_{i}$ ) and a c

实验结果

研究问题

  • RQ1 p-dit 在不引入密集的变量内耦合的情况下吸收局部约束,同时保持正确的平衡动力学吗?
  • RQ2 mean-field 约束在保持稀疏性和硬件效率的同时,执行全局约束有多大效果?
  • RQ3 将 p-dit 与 MFC 结合,是否在受约束问题(如图划分)中达到与严格全耦合约束形式相当的解质量?
  • RQ4 在将 MFC 应用于带约束的 Potts 优化时,CPU 与 FPGA 的硬件性能提升有多大?

主要发现

  • p-dit 动力学再现了 2D Potts 模型的已知临界行为,验证了硬件高效的多态更新。
  • Mean-field 约束在实现接近严格受约束形式的解质量同时降低了有效图密度,适用于平衡最小割等问题。
  • CPU 仿真显示在 4 元和 32 路划分上,MFC 的收敛行为接近参考解。
  • FPGA 实现显示在去除约束诱发密度后对 CPU 的速度提升接近两个数量级,且扫数呈线性扩展。
  • MFC 使在概率硬件上进行受约束优化成为可能,重新获得稀疏 Ising 机器在全局约束问题上的并行性与性能。
Figure 2: Verification of p-dit dynamics using the 2D Potts model. (a) Four-state p-dit showing discrete angular states and allowed transitions between nearest neighbors. (b) 2D Potts lattice used for validation: $L\times L$ square lattice with nearest-neighbor interactions. (c) Finite-size scaling:
Figure 2: Verification of p-dit dynamics using the 2D Potts model. (a) Four-state p-dit showing discrete angular states and allowed transitions between nearest neighbors. (b) 2D Potts lattice used for validation: $L\times L$ square lattice with nearest-neighbor interactions. (c) Finite-size scaling:

更好的研究,从现在开始

从论文设计到论文写作,大幅缩短您的研究时间。

无需绑定信用卡

本解读由 AI 生成,并经人工编辑审核。